A bout 10 years ago, someone asked me to provide one of those brief "expert opinion" boxes for IEEE Spectrum. I responded with what I called "Warhol's Law of Computer Systems Architecture." This law stated that every computer architecture would be the price-performance leader for 15 minutes, a reference to artist Andy Warhol's famous comment that, in the future, everyone would be famous for 15 minutes.
I made this comment in jest, but certainly many new CPU architecturesSparc, MIPS, Alpha, PA-RISC, and so on-were coming on the market at the time and jockeying for position as the leader. The churn was amazing.
I was thinking mainly of workstation CPUs, but I believed the embedded CPU market would follow suit. Embedded systems provide an ideal forum for CPU competition. Car shoppers don't care what computer controls the engine; they just want the car to run well. A lot of people seemed to want to design CPUs, so I reasoned that no end of new competitors would appear to introduce new features and drive down prices.
THE FUTURE THAT WASN'T
It hasn't worked out that way, however. The high-end market has several players, but not the profusion I expected a few years go. ARM, widely used in the cell phone market, enjoys a huge customer base-given that more than 500 million cell phones were sold last year. Further, Intel bases its StrongARM and XScale processors on the ARM architecture.
MIPS is another architecture that chip designers use for intellectual property. Other architectures that chip manufacturers traditionally provided as IP, such as Motorola's 68000 family, are also strong in the embedded field. But all these architectures have existed for 15 years or more, and all were originally designed with the general-purpose computer market in mind: ARM for the Acorn computer, MIPS for a variety of workstations, and the 68000 as a contender for the IBM PC.
There have been some new entries, particularly on the very-long-instruction-word front. Texas Instruments has launched the C6x VLIW machine, which has become successful as a signal processing engine. The StarCore VLIW machine, offered as IP, is also used in signal processing and networking. The TriMedia VLIW, spun out of Philips and optimized for video processing, has found use in TiVo's personal video recorder.
However, I thought more CPUs would be slugging it out in the embedded space by now. Clearly I was wrong. So why hasn't the embedded marketplace offered more fertile ground for CPUs?
NETWORK EFFECTS
Networked appliances are emerging as one reason for a few CPUs to command market share. Digital music devices are the best example of this phenomenon today. Various devices let users download music from the network or play CDs created on a computer. The music industry, anxious to protect its copyrights, is pushing for digital rights management software. DRM software runs on the playback device to ensure that users pay for the right to play digital copies.
Microsoft is a major supplier of DRM software as part of its Windows Media Player. It supplies only object code, however, not source code, and severely restricts the architectures on which it offers code support. This is understandable, given that Microsoft must try to protect its security protocol while making sure the code works correctly. But it also tends to push device designers to those platforms that support the required software.
We can expect the same pattern in networked video devices and any others that connect to the Internet. Java mitigates the ties between platforms and applications to some extent, but embedded systems use Java primarily in nonreal-time functions. Applications tied to real-time or low-power performance show up on only a few platforms. 
TOOLS AND I/O
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for architectural convergence in the desktop and server spaces.
First, a CPU is only as useful as the toolset backing it up: compilers, assemblers, linkers, loaders, and the rest of the programming chain. The toolset also includes debuggers and even libraries for important functions, such as digital filtering and I/O device support.
It takes years to develop and debug these tools. Developers generally don't make that effort unless the target CPU commands a substantial market. One reason for the 68000 family's popularity in embedded computing-Ford was a bigger customer than Apple for 68000s-was its strong toolset from the Macintosh.
Similarly, the range of devices that attach to the CPU factors into the choice. Specialized devices and interfaces for a particular project may require custom design, but many devices are common across projects: timers, direct-memory-access controllers, general-purpose I/O, and so on. Few embedded system designers have either the time or the inclination to recreate them from scratch. As in the desktop market, a CPU that doesn't support existing devices would never get off the ground. Likewise, successful CPUs tend to have more I/O devices designed for them, which attracts more customers and yet more opportunities to add to the line of available devices.
COSTS OF CHANGE
Integrated-circuit manufacturing can pose a significant entry barrier for a system-on-chip. Generally, SoCs must sell a million units to pay off the mask costs and other design costs associated with deep submicron IC technology. Many designers are reluctant to be first on a given fabrication line. They would prefer to know that the hidden problems-timing bugs, power distribution problems, and so on-have been worked through already. As a result, CPU IP vendors work with the major chip foundries to qualify CPU designs, fabricating and testing a design to make sure it will work properly. If the vendor supplies a family of CPUs, then it must qualify all members; if the foundry goes to a new fabrication process, the vendor must requalify them on the new fab line. This is a lot of work, not to mention expensive. Foundries seldom want to qualify a CPU unless they believe the market for it already exists. As a result, successful CPU architectures tend to stay successful.
Cultural reasons contribute to the ongoing popularity of embedded CPUs as well. Designers tend to use components they are familiar with, and a company that has invested in the tools for a particular processor has a strong reason to continue using it in subsequent designs.
Nor do many designs start with a clean sheet of paper. Legacy hardware and software often make it much more attractive to base new designs on existing CPUs instead of retooling for another processor.
CONFIGURABLE PROCESSORS
One new trend, however, is putting an interesting spin on the embedded CPU. Several companies now offer processors with configurable architectures. Because the architecture itselfnot its logic implementation-is reconfigurable, these processors don't have to be built on a reconfigurable device like a field-programmable gate array. Designers can adapt the CPU to the application at hand-for example, adding specialized instructions to speed up critical operations and new function units in the data path to give these instructions extra oomph.
Configurable processors are challenging. They require the same level of support as any other CPU-compilers, assemblers, linkers, debuggers-but the tools must be configurable along with the CPU. And that configurability must occur consistently across the CPU and all the tools. It's hard enough to get a fixed CPU design right. Imagine getting it right when someone else can add to the instruction set.
Configurable processors allow a head-spinning number of architectures. Not only can every customer design a different instruction set, but a single chip could contain several CPUs, each configured for a different instruction set. In a complex application that requires several process stages, using multiple CPUs, each with different instruction sets, provides not only tasklevel parallelism but also instructionlevel speedups for each task.
V endors must necessarily synthesize configurable processors from a hardware description language model. They can use standard analysis tools to ensure that the CPU hardware runs at the required speed. It would be impossible to qualify every variation of a configurable processor, but designers seem comfortable using these processors in chips-probably because the manufacturer bases all the CPU variants on a common description. Similarly, because developers customize the compilers and other tools from a known source instead of building them from scratch, designers can leverage the tool development over many CPU instantiations.
Configurable CPUs let all sorts of people, not just computer architects, experiment with new instruction sets. I'm sure that designers are experimenting with new instructions right now. Some of them won't pan out, but some will. Perhaps every instruction set will get its 15 minutes of fame after all. I Wayne Wolf is a professor of electrical engineering at Princeton University and author of Computers as Components: Principles of Embedded Computing System Design (Morgan Kaufman, San Francisco, 2000) . Contact him at wolf@princeton.edu.
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